In this 
Introduction
With advancement in VLSI technology, there has been a constant reduction in devices feature size. As a result, delay and power dissipation due to interconnects have become very significant [l] . In this work, the problem of minimizing interconnect delay and interconnect power dissipation is addressed at the placement stage [2] .
Semi-formally, the placement problem can be stated as follows: Given a set of modules M = {ml, m2,. . . , mn), and a set of signals V = { v I , v~, . -. ,vk) a given cost function is optimized and constraints are satisfied [2] . Objectives addressed in this work are the minimization of wire-length, power dissipation, and circuit delay. Layout width is considered as a constraint. These are estimated as follows.
Estimation of Wire-length:
The wire-length cost can be computed by adding wire-length estimates for all the nets in the circuit.
(1)
where l j is the wire-length associated with net vj and M is the set of all cells in the circuit. This wire-length is computed using Steiner tree approximation.
Estimation of Power:
In CMOS circuits, over 90% power dissipation is due to the switching activity [3], expressed as:
where Pt denotes the total power, VDD is the supply voltage, Si is the switching activity of cell i (module mi), f is the clock frequency. The node total capacitance is denoted by Ci, and p is a technology dependent constant. Assuming that clocking frequency and power voltages are fixed, the total power dissipation of a CMOS circuit is a function of Ci and Si. The capacitive load C i of a gate comprises input gate capacitances of the cells driven by cell i ((7; ) and that of interconnects capacitance at the cell output node (Ci), expressed as: Ci = C i + E. Cj" where Fi is the set of fanout cells of cell i. f :
: as e of standard cell design, cell characteristics are fixed for a particular library, therefore we cannot reduce C;. Furthermore, Cl are related to the corresponding interconnect wirelengths Ei. Hence, the cost due to the overall power in VLSI circuits can be termed as: 
Layout Width: In our work, layout width is considered as a constraint. The upper limit on the layout width is defined as: Width,,, Width,,,, where Width,,, is the maximum allowable width of the layout, Widthopt is the minimum possible layout width obtained by adding the widths of all cells and dividing it by the number of rows in the layout. The parameter a denotes how wide the layout can be as compared to the optimal one.
Fuzzy Cost Measure
In order to select the best solution found so far, it is required to develop some cost measure representing all objectives. In this work, a goal directed search approach is adopted, where the best placement is one that satisfies as much as possible a user specified vector of fuzzy goals.
In order to combine three parameters and one constraint, the following fuzzy rule is suggested.
Rule R1: IF a solution is within acceptable wire-length AND acceptable power AND acceptab2e delay AND within acceptable layout width THEN it is an acceptable solution.
Controlled Fuzzy Operators (CFO)
In order to combine memberships in different fuzzy subsets some operator is needed. Two different operators have been used for placement in previous works, i.e., pure fuzzy operators (min and max operators) and ordered weighted averaging operators (OWA) [4, 51. OWA was reported to be better than pure fuzzy operators. However, they suffer from the problem of selecting /? (the averaging factor), which may be different for different problem instants. To solve this problem two new fuzzy operators are proposed in this work which are given below:
The FCAO is analogous to t-norm operator and defined as :
where, p is the membership in the fuzzy set of overall good solutions, pi is the membership in the fuzzy subset of good solutions with respect to the ith objective,
and N is the total number of objectives. Combining all these, the FCAO operator may also be represented as:
Fuzzy Controlled OR Operator (FCOO):
The FCOO is analogous to s-norm operator. In the same manner as FCAO, FCOO is defined as:
It has to be noted that FCAO is applied on membership values in complementary fuzzy subsets, whereas FCOO is applied directly on the membership values in the fuzzy subsets. 
EVALUATION:
ForEach m, E @ evaluate g i ; /* Only elements that were affected by moves of previous */ /* iteration get their goodnesses recalculated*/ ForEach m, E @ DO SELECTION:
Sort the elements of s
Figure 2: Structure of the simulated evolution algorithm.
power, delay, and layout width respectively. The superscript c represents "cost". The solution that results in maximum value of p c ( x ) is reported as the best solution found by the search heuristic.
The membership functions for fuzzy sets within acceptable power, delay and wire-length are shown in Figure 1 (a), whereas the constraint within acceptable layout width is given as a crisp set as shown in Figure l(b) .
Since layout width is a constraint, its membership value is either 1 or 0 depending on goal,,dth (in our case goalwadth = 1.25) and it is combined with other objectives using min operator. However, for other objectives, by increasing or decreasing the value of goali one can vary its preference in the overall membership function. The lower bounds (0,s for i ( I , p , 
d , w i d t h ) )
. 
Fuzzy Simulated Evolution (FSE)
The general Simulated Evolution algorithm [6], is presented in Figure 2 . In order to apply simulated evolution one has to design a suitable goodness measure, a cost function, and an appropriate allocation operator. These three together have the most impact on the behavior of the SE algorithm. Due to the multiobjective nature of the placement problem, the goodness measure, cost function, and the allocation operator should take into consideration all objectives.
Fuzzy Goodness Evaluation:
Following the generation of an initial solution, the goodness of each cell in its current location is determined. A designated location of a cell is considered good if it results in short wirelength for its nets, reduced delay, and reduced power. These conflicting requirements can be expressed by the following fuzzy logic rule. p?width(l) are the membership in the fuzzy sets of reduced wire-length, reduced power, reduced delay and within acceptable width respectively. Notice that the third AND operator in the above fuzzy rule is implemented as a pure min because the width constraint has to be always satisfied. where, subscripts n and n -1 show the iteration numbers, {will q 2 , ..., qk,} is the set of nets connected to cell i, Width, is the actual width at nth iteration.
in Figure 4 . 
Experiments and Results
We have applied FSE with CFO, FSE with OWA and GA on eleven different ISCAS-85 and ISCAS-89 benchmark circuits. For FSE, execution is aborted when no improvement is observed in the last 500 iterations. For GA, the stopping criteria is 10,000 generations. From the results, it is clear that GA is better than FSE for smaller circuits but with extremely larger execution time (undesirable), whereas for circuits with large number of cells FSE outperforms GA. In most of the cases, CFO as compared to OWA gives solution with larger reduction in the cost of few objectives with slight increase in the cost of others (desirable). In the cases where CFO gives slightly inferior solution, the execution time is also low. In general, CFO has given either same or better quality solution than OWA without any problem of selection of / 3 (averaging factor in OWA). In order to compare improvement in the quality of solution versus time, we plot the current membership values of the solution obtained by FSE CFO and OWA ( Figure 5-(a) and (b) ). The average fitness (membership) values in a current population obtained by GA versus execution time are plotted in Figure 5 -(c). These plots are for test case S1196. It can be observed that the quality of solution improves rapidly in FSE based search as compared to GA. This behavior was observed for all test cases Figures 5(d) , (e) and (f) track with time the total number of solutions found by FSE with CFO and OWA, and GA for various membership ranges. Note however that FSE exhibited much faster evolutionary rate than GA. For example, after about 50 seconds, Table 1 : Layout found by FSE with CFO, FSE with OWA and GA. "L", "P" and "D" represent the wire-length, power, and delay costs and "T" represents execution time in seconds. almost all new solutions discovered by FSE with CFO have a membership more than 0.5 in the fuzzy subset of good solutions with respect to all objectives, and almost none were found with lower membership values. In contrast, for GA, it is only after 10,000 seconds that the first solution with membership more than 0.5 was found (see Figure 5 ). This behavior was observed for all test cases.
Conclusion
In this paper, we have proposed Fuzzy Simulated Evolution Algorithm for low power high performance VLSI standard cell placement. Fuzzy logic is used to overcome the multi-objective nature of the problem. In FSE, fuzzy logic is employed at evaluation and allocation stages and in choice of the best solution from the set of generated solutions. In GA, fuzzy logic is used in the fitness evaluation. We have also proposed new controlled fuzzy operators. The proposed fuzzy operators are compared with OWA operators. Also FSE is compared with GA.
It is observed that FSE perform much better than GA in terms of execution time. FSE performs better than GA in terms of the final solution in bigger circuits, whereas GA is better for smaller circuits but with considerably higher execution time. Furthermore, quality of solution improved more rapidly in FSE based search as compared to GA. In addition, CFO gives solutions with better or same quality than OWA without the need for the selection of any parameter like p. It also exhibits better evolutionary rate as compared to OWA.
